Hardware Implementation of Iris recognition on FPGA : A Selected Review
نویسندگان
چکیده
A biometric system based on the iris recognition is especially an attractive approach for user identification. Implementation of the iris recognition algorithm on FPGA (field programmable gate array) achieving significant reduction in execution time when compared with software implementation. This paper takes a review on selected methods on research of different methods used for Hardware implementation of iris recognition on FPGA. The selection of the paper’s dependent on the evaluation of the execution time performance of the proposed iris recognition algorithm when implemented on FPGA.
منابع مشابه
Implementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملFixed-point FPGA Implementation of a Kalman Filter for Range and Velocity Estimation of Moving Targets
Tracking filters are extensively used within object tracking systems in order to provide consecutive smooth estimations of position and velocity of the object with minimum error. Namely, Kalman filter and its numerous variants are widely known as simple yet effective linear tracking filters in many diverse applications. In this paper, an effective method is proposed for designing and implementa...
متن کاملUsing an FPGA to Accelerate Iris Recognition
:Iris recognition becomes one of the most accurate and secures biometric method used today. The execution time of the iris recognition algorithm on general purpose sequential system as central processing unit is too high, so it cannot work in the real time applications. In this paper, an enhancement for the iris recognition system was applied for each processing part to speed up the execution t...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013